## Monolithic Video A／D Converter

## 4－Bit， 25 Msps

## Features

－4－bit resolution
－1／4 LSB non－linearity
－Sample－and－hold circuit not required
－ 25 Msps conversion rate
－Selectable output format
－16－lead DIP and 20－lead PLCC packages

## Applications

－Digital communications
－Video special effects
－Radar data conversion
－Medical imaging

## Description

The TDC1044A is a 25 Msps（Megasample per second）full－ parallel analog－to－digital converter，capable of converting an analog signal with full－power frequency components up to 12．5 MHz into 4－bit digital words．Use of a sample－and－hold circuit is not necessary for operation of the TDC1044A．All digital inputs and outputs are TTL compatible．

The TDC1044A consists of 15 latching comparators，encod－ ing logic，and an output register．A single convert signal controls the conversion operation．Output formats are true／inverted binary or true／inverted offset two＇s complement codes．

## Block Diagram



## Functional Description

## General Information

The TDC1044A has three functional sections: a comparator array, encoding logic, and an output register. The comparator array compares the input signal with 15 reference voltages to produce an N -of-15 thermometer code. All the comparators referred to voltages more positive than the input signal will be off, and those referred to voltages more negative than the input signal will be on. Encoding logic converts the N-of-15 code into binary or two's complement coding and can invert either output code. This coding function is controlled by DC signals on pins NMINV and NLINV. The output register holds the output constant between updates.

## Power

The TDC1044A operates from two power supply voltages, +5.0 V and -5.2 V . The return for ICC (the current drawn from the +5.0 V supply) is DGND. The return for IEE (the current drawn from the -5.2 V supply) is AGND. All power and ground pins must be connected.

## Reference

The TDC1044A converts analog signals in the range $\mathrm{V}_{\mathrm{RB}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{RB}}$ into digital form. $\mathrm{V}_{\mathrm{RB}}$ (the voltage applied to $R_{B}$ at the bottom of the reference resistor chain) and VRT (the voltage applied to $\mathrm{R}_{\mathrm{B}}$ at the top of the reference resistor chain) should be between +0.1 V and -1.1 V . VRT $_{\text {RT }}$ should be more positive than VRB within that range. The voltage applied across the reference resistor chain ( $\mathrm{VRT}-\mathrm{VRB}$ ) must be between 0.4 V and 1.3 V .

Nominal voltages are $\mathrm{V}_{\mathrm{RT}}=0.00 \mathrm{~V}$ and $\mathrm{VRB}=-1.00 \mathrm{~V}$. These voltages may be varied dynamically up to 10 MHz . Due to slight variation in the reference currents with clock and input signals, RT and RB should be low-impedance points. For circuits in which the reference is not varied, a bypass capacitor to ground is recommended. If the reference inputs are varied dynamically (as in an Automatic Gain Control circuit), a low-impedance reference source is required.

A reference middle, $\mathrm{R}_{\mathrm{M}}$, is also provided; this may be used as an input to adjust the mid-scale point in order to improve integral linearity. This point may also be used as a tap to supply a mid-scale voltage to offset the analog input. If VRM is used as an output, it must be connected to a high input impedance device which has small input current. Noise at this point may adversely affect the performance of this device.

## Controls

Two function control pins, NMINV and NLINV, set the output format to be either straight binary or offset two's complement, in either true or inverted sense, according to Table 1. These pins are active LOW as signified by the prefix " N " in the signal name. They may be tied to VCC for a logic "1" and DGND for a logic "0."

NMINV controls the MSB, $\mathrm{D}_{1}$; NLINV controls the three LSBs: D2, D3 and D4.

## Convert

The TDC1044A requires a CONVert (CONV) signal. A sample is taken (the comparators are latched) within tSTO after a rising edge of CONV. The coded result is translated to the output latches on the next rising edge. The outputs hold the previous data a minimum time ( tHO ) after the rising edge of the CONV signal. New data becomes valid after a maximum delay time, t .

## Analog Input

The TDC1044A uses latching comparators which cause the input impedance to vary slightly with the signal level. For optimal performance, the source impedance of the driving circuit must less than 25 Ohms. Within the range of VEE to +0.5 V , the input signal will not damage the device. If the input signal is at a voltage between $V_{R T}$ and $V_{R B}$, the output will be a binary code between 0 and 15 inclusive. A signal outside this range will indicate either full-scale positive or full-scale negative, depending on whether the signal is offscale in the positive or negative direction.

## Outputs

TDC1044A outputs are TTL compatible, and capable of driving four low-power Schottky TTL (54/74 LS) unit loads. The outputs hold the previous data a minimum time ( tHO ) after the rising edge of the CONV signal. Data becomes valid after a maximum delay time ( tD ) after the rising edge of CONV. For optimum performance, 2.2 kOhm pull-up resistors are recommended.

## No Connects

Pin 3 of the TDC1044A is labeled No Connect (NC), and has no connection to the chip. Connect this pin to AGND for best noise performance.

Table 1. Output Coding ${ }^{1}$

| Range | Binary |  | Offset Two's Complement |  |
| :--- | :---: | :---: | :---: | :---: |
|  | True | Inverted | True | Inverted |
| -1.00 V FS | NMINV $=1$ | 0 | 0 | 1 |
|  | NLINV $=1$ | 0 | 1 | 0 |
| 0.000 V | 0000 | 1111 | 1000 | 0111 |
| -0.067 V | 0001 | 1110 | 1001 | 0110 |
| -0.133 V | -0.200 V | 0010 | 1101 | 1010 |
| -0.267 V | 0011 | 1100 | 1011 | 0101 |
| -0.333 V | 0100 | 1011 | 1100 | 0100 |
| -0.400 V | 0101 | 1010 | 1101 | 0011 |
| -0.467 V | 0110 | 1001 | 1110 | 0010 |
| -0.533 V | 0111 | 1000 | 1111 | 0001 |
| -0.600 V | 1000 | 0111 | 0000 | 000 |
| -0.667 V | 1001 | 0110 | 0001 | 1111 |
| -0.733 V | 1010 | 0101 | 0010 | 1110 |
| -0.800 V | 1011 | 0100 | 0011 | 1101 |
| -0.867 V | 1100 | 0011 | 0100 | 1100 |
| -0.933 V | 1101 | 0010 | 0101 | 1011 |
| -1.000 V | 1110 | 0001 | 0110 | 1010 |

## Note:

1. Input voltages are at code centers.

## Pin Assignments



20 Lead PLCC


16 Lead DIP

## Pin Descriptions

| Pin Name | Pin Number |  | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | DIP | PLCC |  |  |
| Power |  |  |  |  |
| Vcc | 10 | 13 | +5.0V | Positive Supply Voltage |
| VEE | 6 | 8 | -5.2V | Negative Supply Voltage |
| DGND | 11 | 14 | 0.0 V | Digital Ground |
| AGND | 1 | 1 | 0.0 V | Analog Ground |
| Reference |  |  |  |  |
| RT | 4 | 4 | 0.0V | Reference Resistor, Top |
| RM | 8 | 11 | -0.5V | Reference Resistor, Middle |
| RB | 5 | 7 | -1.0V | Reference Resistor, Bottom |
| Control |  |  |  |  |
| NMINV | 9 | 12 | TTL | Not MSB Invert |
| NLINV | 7 | 10 | TTL | Not LSB Invert |
| Convert |  |  |  |  |
| CONV | 16 | 20 | TTL | Convert |
| Analog Input |  |  |  |  |
| VIN | 2 | 2 | OV to -1V | Analog Input Signal |
| Output |  |  |  |  |
| D1 | 12 | 15 | TTL | MSB Output |
| D2 | 13 | 16 | TTL |  |
| D3 | 14 | 17 | TTL |  |
| D4 | 15 | 18 | TTL | LSB Output |
| NC | 3 | 3, 5, 6, 9, 19 | AGND | No Connect |

## Absolute Maximum Ratings

(beyond which the device may be damaged) $^{1}$

| Type | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltages | VCC (measured to DGND) | -0.5 | 7.0 | V |
|  | VEE (measured to AGND) | +0.5 | -7.0 | V |
|  | AGND (measured to DGND) | -0.5 | +0.5 | V |
| Input Voltages | CONV, NMINV, NLINV (measured to DGND) | -0.5 | +5.5 | V |
|  | VIN, VRT, VRB (measured to AGND) | +0.5 | VEE | V |
|  | VRT (measured to VRB) | -2.2 | +2.2 | V |
| Output | Applied voltage (measured to DGND) ${ }^{2}$ | -0.5 | +5.5 | V |
|  | Applied current, externally forced ${ }^{3,4}$ | -1.0 | +6.0 | mA |
|  | Short circuit duration (single output in high state to ground) |  | 1 | sec |
| Temperature | Operating, ambient | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating, junction |  | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead, soldering (10 seconds) |  | +300 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as positive when flowing into the device.

## Operating Conditions

| Parameter |  | Min. | Nom. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Positive Supply Voltage (measured to DGND) | 4.75 | 5.0 | 5.25 | V |
| VEE | Negative Supply Voltage (measured to AGND) | -4.9 | -5.2 | -5.5 | V |
| VAGND | Analog Ground Voltage (measured to DGND) | -0.1 | 0.0 | 0.1 | V |
| tPWL | CONV Pulse Width, LOW | 17 |  |  | ns |
| tPWH | CONV Pulse Width, HIGH | 17 |  |  | ns |
| VIL | Input Voltage, Logic LOW |  |  | 0.8 | V |
| VIH | Input Voltage, Logic HIGH | 2.0 |  |  | V |
| IOL | Output Current, Logic LOW |  |  | 4.0 | mA |
| IOH | Output Current, Logic HIGH | -1.9 | 0.0 | 0.1 | V |
| VRT | Most Positive Reference | -2.1 | -1.0 | -0.1 | V |
| VRB | Most Negative Reference | 0.2 | 1.0 | 2.0 | V |
| VRT - VRB | Reference Differential | VRB |  | VRT | V |
| VIN | Input Voltage | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| TA | Ambient Temperature, Still Air |  |  |  |  |

## Electrical Characteristics

Within specified operating conditions

| Parameter |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Positive Supply Current | VCC = Max, static ${ }^{1}$ |  | 15 | mA |
| IEE | Negative Supply Current | $\mathrm{V}_{\mathrm{EE}}=$ Max, static |  |  |  |
|  |  | TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | -50 | mA |
|  |  | TA $=70^{\circ} \mathrm{C}$ |  | -40 | mA |
| IREF | Reference Current | VRT, VRB = Nom |  | 2 | mA |
| RREF | Total Reference Resistance |  | 500 |  | Ohms |
| RIN | Input Equivalent Resistance | VRT, $\mathrm{VRB}=\mathrm{Nom}, \mathrm{VIN}=\mathrm{VRB}$ | 250 |  | Kohms |
| CIN | Input Capacitance |  |  | 25 | pF |
| ICB | Input Constant Bias Current | VEE = Max |  | 40 | $\mu \mathrm{A}$ |
| IIL | Input Current, Logic LOW | V CC $=$ Max, $\mathrm{V}_{\mathrm{I}}-0.5 \mathrm{~V}$ |  |  |  |
|  |  | CONV |  | -0.8 | mA |
|  |  | NMINV, NLINV |  | -0.8 | mA |
| IIH | Input Current, Logic HIGH | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V} \mathrm{I}=2.4 \mathrm{~V}$ |  | 200 | $\mu \mathrm{A}$ |
| II | Input Current, Max Input Voltage | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V} \mathrm{I}=5.5 \mathrm{~V}$ |  | 1.0 | mA |
| VOL | Output Voltage, Logic LOW | VCC $=$ Min, $\mathrm{OL}=$ Max |  | 0.5 | V |
| VOH | Output Voltage, Logic HIGH | VCC = Min, IOH = Max | 2.4 |  | V |
| IOS | Short Circuit Output Current | VCC = Max, One pin to ground, one second duration, Output HIGH |  | -300 | mA |
| Cl | Digital Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ |  | 15 | pF |

Note:

1. Worst case: all digital inputs and outputs LOW.

## Switching Characteristics

Within specified operating conditions

| Parameter |  | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| FS | Maximum Conversion Rate | VCC $=$ Min, VEE $=$ Min | 25 |  | Msps |
| tsTO | Sampling Time Offset | VCC $=$ Min, VEE $=$ Min |  | 10 | ns |
| tD | Digital Output Delay | VCC $=$ Min, VEE $=$ Min, Load 1 |  | 30 | ns |
| tHO | Digital Output Hold Time | VCC $=$ Max, VEE $=$ Max, Load 1 | 5 |  | ns |

## System Performance Characteristics

Within specified operating conditions

| Parameter |  | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ELI | Linearity Error Integral Independent | VRB $=$ Nom |  | 1.6 | $\%$ |
| ELD | Linearity Error Differential |  |  | 1.6 | $\%$ |
| CS | Code Size | VRT, VRB $=$ Nom | 75 | 125 | \% Nominal |
| EOT | Offset Error Top | VIN $=$ VRT |  | +30 | mV |
| EOB | Offset Error Bottom | VIN $=$ VRB |  | +40 | mV |
| TCO | Offset Error Temperature Coefficient |  |  | $\pm 20$ | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  | 12.5 |  | MHz |
| tTR | Transient Response, Full Scale |  |  | 10 | ns |
| EAP | Aperture Error |  | 30 | ps |  |

## Timing Diagram



## Equivalent Circuits



Figure 1. Simplified Analog Input Equivalent Circuit


Figure 2. Digital Input Equivalent Circuit


Figure 3. Output Circuits

## Applications Discussion

## Calibration

To calibrate the TDC1044A, adjust VRT and VRB to set the 1st and 15th thresholds to the desired voltages. Assuming a 0 V to -1 V desired range, continuously strobe the converter with $-0.0033 \mathrm{~V}(1 / 2 \mathrm{LSB}$ from 0.000 V$)$ on the analog input, and adjust VRT for output toggling between codes 0000 and 0001 . Then apply $-0.976 \mathrm{~V}(1 / 2 \mathrm{LSB}$ from $-1.000 \mathrm{~V})$ and adjust VRB for toggling between codes 1110 and 1111. Instead of adjusting VRT, RT can be connected to analog ground and the 0 V end of the range calibrated with an amplifier offset control. $\mathrm{R}_{\mathrm{B}}$ is a convenient point for gain adjustment that is not in the analog signal path.

## Typical Interface Circuit

The TDC1044A does not require a special input buffer amplifier to drive the analog input because of its low input capacitance. A terminated low-impedance transmission line ( $<100$ Ohms) connected to the VIN terminal of the device is sufficient if the input voltage levels match those of the A/D converter.

However, many driver circuits lack sufficient offset control, drive current, or gain stability. The typical interface circuit in Figure 4 shows a simple amplifier and voltage reference circuit that may be used with the device. U2 is a wide-band operational amplifier with a gain factor of -1 . As the video
input increases from zero to one volt, VIN of the TDC1044A decreases from zero to -1 volt. With true binary selected (NMINV $=1$ and NLINV $=1$ ), output codes increase from 0000 to 1111 .

A small value resistor, R12, serves to isolate the small input capacitance of the $\mathrm{A} / \mathrm{D}$ converter from the amplifier output and insure frequency stability. Pulse and frequency response of the amplifier are optimized by variable capacitor C12. The reference voltage for the TDC1044A is generated by amplifier U3. System gain is adjusted by varying R9, which controls the reference voltage level to the $\mathrm{A} / \mathrm{D}$ converter.

Input voltage range and input impedance for the circuit are determined by resistors R1 and R2. Formulas for calculating values for these input resistors are:

$$
\mathrm{R} 1=\frac{1}{\left(\frac{2 \mathrm{VR}}{\mathrm{Z}_{\mathrm{IN}}}\right)-\frac{1}{1000}}
$$

and

$$
\mathrm{R} 2=\mathrm{Z}_{\mathrm{IN}}-\left(\frac{1000 \mathrm{R} 1}{1000+\mathrm{R} 1}\right)
$$

where $\mathrm{V}_{\mathrm{R}}$ is the input voltage range of the circuit, $\mathrm{Z}_{\mathrm{IN}}$ is the input impedance of the circuit, and the constant 1000 comes from the value of R3. As shown, the circuit is set up for 1Vp-p 75 Ohm video input.


Figure 4. Typical Interface Circuit

## Notes:

Notes:

## Mechanical Dimensions

## 16-Lead Ceramic DIP Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | .200 | - | 5.08 |  |
| b 1 | .014 | .023 | .36 | .58 | 8 |
| b 2 | .050 | .065 | 1.27 | 1.65 | 2 |
| c 1 | .008 | .015 | .20 | .38 | 8 |
| D | .745 | .840 | 18.92 | 21.33 | 4 |
| E | .220 | .310 | 5.59 | 7.87 | 4 |
| e | .100 BSC |  | 2.54 BSC |  | 5,9 |
| eA | .300 BSC |  | 7.62 BSC | 7 |  |
| L | .115 | .160 | 2.92 | 4.06 |  |
| Q | .015 | .060 | .38 | 1.52 | 3 |
| s 1 | .005 | - | .13 | - | 6 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ |  |

## Notes:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
2. The minimum limit for dimension "b2" may be .023 (.58mm) for leads number 1, 8, 9 and 16 only.
3. Dimension " Q " shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic pin spacing is $.100(2.54 \mathrm{~mm})$ between centerlines. Each pin centerline shall be located within $\pm .010(.25 \mathrm{~mm})$ of its exact longitudinal position relative to pins 1 and 16 .
6. Applies to all four corners (leads number $1,8,9$, and 16).
7. "eA" shall be measured at the center of the lead bends or at the centerline of the leads when " $\alpha$ " is $90^{\circ}$.
8. All leads - Increase maximum limit by $.003(.08 \mathrm{~mm})$ measured at the center of the flat, when lead finish applied.
9. Fourteen spaces.


## Mechanical Dimensions (continued)

## 16-Lead Plastic DIP Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | .210 | - | 5.33 |  |
| A1 | .015 | - | .38 | - |  |
| A2 | .115 | .195 | 2.93 | 4.95 |  |
| B | .014 | .022 | .36 | .56 |  |
| B1 | .045 | .070 | 1.14 | 1.78 |  |
| C | .008 | .015 | .20 | .38 | 4 |
| D | .745 | .840 | 18.92 | 21.33 | 2 |
| D1 | .005 | - | .13 | - |  |
| E | .300 | .325 | 7.62 | 8.26 |  |
| E1 | .240 | .280 | 6.10 | 7.11 | 2 |
| e | .100 BSC | 2.54 BSC |  |  |  |
| eB | - | .430 | - | 10.92 |  |
| L | .115 | .160 | 2.92 | 4.06 |  |
| N | 16 |  |  | 16 |  |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E1" do not include mold flashing. Mold flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$.
3. Terminal numbers are shown for reference only.
4. "C" dimension does not include solder finish thickness.
5. Symbol " $N$ " is the maximum number of terminals.


Mechanical Dimensions (continued)

## 20-Lead PLCC Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | . 165 | . 180 | 4.19 | 4.57 |  |
| A1 | . 090 | . 120 | 2.29 | 3.05 |  |
| A2 | . 020 | - | . 51 | - |  |
| B | . 013 | . 021 | . 33 | . 53 |  |
| B1 | . 026 | . 032 | . 66 | . 81 |  |
| D/E | . 385 | . 395 | 9.78 | 10.03 |  |
| D1/E1 | . 350 | . 356 | 8.89 | 9.04 | 3 |
| D3/E3 | . 200 BSC |  | 5.08 BSC |  |  |
| e | . 050 BSC |  | 1.27 BSC |  |  |
| J | . 042 | . 048 | 1.07 | 1.22 | 2 |
| ND/NE | 5 |  | 5 |  |  |
| N | 20 |  | 20 |  |  |
| ccc | - | . 004 | - | 0.10 |  |

## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982
2. Corner and edge chamfer $(\mathrm{J})=45^{\circ}$
3. Dimension D1 and E1 do not include mold protrusion. Allowable protrusion is .245 " ( .101 mm )

## Ordering Information

| Product Number | Temperature Range | Screening | Package | Package Marking |
| :--- | :---: | :---: | :---: | :---: |
| TDC1044AB9C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 16-Lead Ceramic DIP | 1044AB9C |
| TDC1044AN9C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 16-Lead Plastic DIP | 1044AN9C |
| TDC1044AR4C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 20-Lead PLCC | 1044AR4C |

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
www.fairchildsemi.com
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
